Faites connaître cet article à vos amis:
Digital Logic Design Using Verilog: Coding and RTL Synthesis Vaibbhav Taraate Softcover reprint of the original 1st ed. 2016 edition
Digital Logic Design Using Verilog: Coding and RTL Synthesis
Vaibbhav Taraate
This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design.
416 pages, 15 Tables, color; 226 Illustrations, color; 41 Illustrations, black and white; XXIII, 416
| Médias | Livres Paperback Book (Livre avec couverture souple et dos collé) |
| Validé | 27 mai 2018 |
| ISBN13 | 9788132238386 |
| Éditeurs | Springer, India, Private Ltd |
| Pages | 416 |
| Dimensions | 150 × 220 × 10 mm · 743 g |
Plus par Vaibbhav Taraate
Afficher toutVoir tous les Vaibbhav Taraate ( par ex. Paperback Book et Hardcover Book )
Les cadeaux de Noël peuvent être échangés jusqu'au 31 janvier