Faites connaître cet article à vos amis:
Digital Logic Design Using Verilog: Coding and RTL Synthesis Vaibbhav Taraate 1st ed. 2016 edition
Digital Logic Design Using Verilog: Coding and RTL Synthesis
Vaibbhav Taraate
This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design.
402 pages, 41 black & white illustrations, 226 colour illustrations, 15 colour tables, biography
| Médias | Livres Hardcover Book (Livre avec dos et couverture rigide) |
| Validé | 21 mai 2016 |
| ISBN13 | 9788132227892 |
| Éditeurs | Springer, India, Private Ltd |
| Pages | 416 |
| Dimensions | 150 × 220 × 20 mm · 988 g |
Plus par Vaibbhav Taraate
Afficher toutVoir tous les Vaibbhav Taraate ( par ex. Paperback Book et Hardcover Book )
Les cadeaux de Noël peuvent être échangés jusqu'au 31 janvier