Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Livres - LAP LAMBERT Academic Publishing - 9783847336778 - 5 janvier 2012
Si la couverture et le titre ne correspondent pas, le titre est correct.

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Prix
€ 57,99

Commandé depuis un entrepôt distant

Livraison prévue 12 - 20 nov.
Les cadeaux de Noël peuvent être échangés jusqu'au 31 janvier
Recevez une notification pour les nouvelles sorties de Shoab Ahmed Khan
Ajouter à votre liste de souhaits iMusic

Pas encore évalué

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Médias Livres     Paperback Book   (Livre avec couverture souple et dos collé)
Validé 5 janvier 2012
ISBN13 9783847336778
Éditeurs LAP LAMBERT Academic Publishing
Pages 184
Dimensions 150 × 11 × 226 mm   ·   292 g
Langue et grammaire Allemand  

Plus par Shoab Ahmed Khan