Faites connaître cet article à vos amis:
Advanced HDL Synthesis and SOC Prototyping Taraate 1st ed. 2019 edition
Advanced HDL Synthesis and SOC Prototyping
Taraate
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.
795 pages, 80 Illustrations, color; 60 Illustrations, black and white; V, 795 p. 140 illus., 80 illu
| Médias | Livres Book |
| Validé | 18 janvier 2019 |
| ISBN13 | 9789811087752 |
| Éditeurs | Springer Verlag, Singapore |
| Pages | 307 |
| Dimensions | 150 × 220 × 20 mm · 639 g |
Les cadeaux de Noël peuvent être échangés jusqu'au 31 janvier