Single Port Memory Design Using Vhdl: Synthesis and Simulation - Samridhi Bhasin - Livres - LAP LAMBERT Academic Publishing - 9783846590607 - 16 février 2014
Si la couverture et le titre ne correspondent pas, le titre est correct.

Single Port Memory Design Using Vhdl: Synthesis and Simulation


Recevez un courriel lorsque l'article est disponible
Avez-vous un profil ? Connectez-vous
Recevez une notification pour les nouvelles sorties de Samridhi Bhasin
Ajouter à votre liste de souhaits iMusic

Pas encore évalué

In today?s fast paced technology race there are many aspects of a computer that can be improved upon. Memory is an integral part of how a computer works and involves many different complex levels of hierarchy. Semiconductor memory is an electronic data storage device often used as computer memory, implemented on semiconductor-basis integrated circuits. It is made in many different types and technologies. A simple yet efficient method is presented to explore the design space for memory synthesis which deals with single-port memory synthesis according to the design constraints. The application of this method to different synthesis examples is illustrated and demonstrated. With suitable modifications, the technique could be applied to multiport memory synthesis in which the maximum number of read ports is different from the maximum number of write ports. Memory is designed in VHDL to produce the RTL schematic of the desired circuit. After that, the generated schematic can be verified using simulation software which shows the waveforms of inputs and outputs of the circuit after generating the appropriate testbench. All the chapters start with a brief explanation of design stage.

Médias Livres     Paperback Book   (Livre avec couverture souple et dos collé)
Validé 16 février 2014
ISBN13 9783846590607
Éditeurs LAP LAMBERT Academic Publishing
Pages 100
Dimensions 150 × 6 × 225 mm   ·   167 g
Langue et grammaire Allemand