Design of Low Leakage High Temperature Digital Cell Libraries: a Leakage Reduction Approach Using Stacked Transistors - Singaravelan Viswanathan Dr.chris Hutchens - Livres - VDM Verlag - 9783639006162 - 20 mai 2008
Si la couverture et le titre ne correspondent pas, le titre est correct.

Design of Low Leakage High Temperature Digital Cell Libraries: a Leakage Reduction Approach Using Stacked Transistors

Prix
€ 51,99

Commandé depuis un entrepôt distant

Livraison prévue 7 - 16 janv. 2026
Les cadeaux de Noël peuvent être échangés jusqu'au 31 janvier
Ajouter à votre liste de souhaits iMusic

In today's world of semiconductors, the demand for reliable and power efficient high temperature electronic circuits that operate at temperatures in excess of 200C has been increasing. High temperature electronics find application in automotive, aviation and down-hole oil well drilling and monitoring circuits. Leakage currents are very high in such harsh environments and limit the operating range of these circuits. A novel approach of reducing leakage currents by using stacked transistors has been proposed in this book. As design complexity has been increasing day by day, laying out the circuits by hand is cumbersome and time-consuming process. Hence a custom ASIC cell library approach is preferred to reduce design time and shorten the time to market. This book analyses the advantages of SOI technology at high temperatures, the various leakage mechanisms and the stacked transistor approach to leakage reduction and also presents an overview of cell library design guidelines and timing characterization models. The book will be of interest to researchers and circuit designers in the area of high temperature electronics looking to build robust and power-efficient circuits.

Médias Livres     Paperback Book   (Livre avec couverture souple et dos collé)
Validé 20 mai 2008
ISBN13 9783639006162
Éditeurs VDM Verlag
Pages 72
Dimensions 150 × 220 × 10 mm   ·   113 g
Langue et grammaire Anglais